Logic Synthesis for Cellular Architecture FPGA using BDD
نویسنده
چکیده
Gueesang Lee Dept. of Computer Science The Chonnam National University Kwangju, Korea (Tel)082-62-520-6895, (FAX)082-62-524-0020 e-mail [email protected] Abstract| In this paper, an e cient approach to the synthesis of CA(Cellular Architecture)-type FPGAs is presented. To exploit the array structure of cells in CA-type FPGAs, logic expressions called Maitra terms, which can be mapped directly to the cell arrays are generated. In this approach, a BDD is modi ed so that each node of the BDD has another branch which is an exclusive-OR of the two branches of a node. Once the modi ed BDD is obtained, a traversal of the BDD is su cient to generate the Maitra terms needed. Since a BDD can be traversed in O(n) steps, where n is the number of nodes in the BDD, Maitra terms are generated very e ciently. This also removes the need for generating minimal SOP or ESOP expressions which can be costly in some cases. The experiments show that the proposed method generates better results than existing methods.
منابع مشابه
Logic synthesis for cellular architecture FPGAs using BDDs
| In this paper, an e cient approach to the synthesis of CA(Cellular Architecture)-type FPGAs is presented. To exploit the array structure of cells in CA-type FPGAs, logic expressions called Maitra terms, which can be mapped directly to the cell arrays are generated. In this approach, a BDD is modi ed so that each node of the BDD has another branch which is an exclusive-OR of the two branches o...
متن کاملCo-evaluation of FPGA architectures and the CAD system for telecommunication
| We propose an FPGA architecture for next generation B-ISDN telecommunications systems. Such a system requires an FPGA in which an over 10K gates circuit can be implemented and that has a clock cycle rate of 80MHz. While the FPGA architecture has been discussed in terms of its circuit structure, we consider the circuit structure of the FPGA with its CAD tools. We evaluate several FPGA logic-el...
متن کاملFPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing
This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...
متن کاملRecon gurable Multi - FPGA Architectures ?
This paper presents an integrated design system called sparcs (Synthesis and Partitioning for Adaptive Reconngurable Computing Systems) for automatically partitioning and synthesizing designs for recon-gurable boards with multiple eld-programmable devices (fpgas). The sparcs system accepts design speciications at the behavior level, in the form of task graphs. The system contains a temporal par...
متن کاملFast Hardware Compilation of Behaviors into an FPGA-Based Dynamic Reconfigurable Computing System
This report presents new techniques for architecture and performance driven compilation of software programs into reconfigware (reconfigurable hardware). These new techniques effectively improve on the complex resource sharing approaches typical of High-Level Synthesis algorithms, which are efficient for layout flexible ASICs but are clearly not adequate for reconfigurable devices with pre-defi...
متن کامل